Power optimization of High-resolution Low-bandwidth SC Delta-Sigma Modulators

نویسندگان

  • Serena Porrazzo
  • Francesco Cannillo
  • Chris van Hoof
  • Eugenio Cantatore
  • H. M. van Roermund
چکیده

Abstrac tThis paper presents a procedure for the power-optimal design of high-resolution low-bandwidth switched-capacitor (SC) ∆Σ modulators (∆ΣMs). The most power efficient ΔΣ architecture is identified among single-loop switched-capacitor (SC) feedback (FB) and feed-forward (FF) topologies with different loop order N, oversampling ratio OSR, and quantizer resolution B. Based on the results obtained, an experimental prototype is implemented in a 0.18μm CMOS process, achieving a signal-to-noise ratio (SNR) of 95 dB over a signal bandwidth fBW of 10 kHz. The prototype operates with a 1.28MHz sampling rate and dissipates a total power of 210uW from a 1.8V supply.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Wideband Low-Power Cascade ∑∆ Modulator Based on Considerations of the Integrator Settling Behavior

This paper presents a study of the effect of settling error due to finite gain-bandwidth product (GBW) and slew-rate (SR) of opamps in SC Σ∆ A/D modulators. Based on the theoretical point of view, a new architecture for cascade multibit Σ∆ A/D modulators is proposed to achieve better performances at low oversampling ratio. The performance improvement is analyzed and compared with traditional ca...

متن کامل

A design methodology for power-efficient reconfigurable SC ΔΣ modulators

This paper presents a methodology to design reconfigurable switched-capacitor (SC) delta-sigma modulators Ms) capable of keeping their corresponding power efficiency figures constant and optimal for a set of resolutions and signal bandwidths. This method is especially suitable for lowbandwidth, medium-to-high resolution specifications, which are common in bio-medical application range. The p...

متن کامل

Decrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL

A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...

متن کامل

Performance Scrutiny of Two Control Schemes Based on DSM and HB in Active Power Filter

This paper presents a comparative analysis between two current control strategies, constant source power and generalized Fryze current, used in Active Power Filter (APF) applications having three different modulation methods. The Hysteresis Band (HB) and first-order Delta-Sigma Modulation (DSM) as well as the second-order DSM is applied. The power section of the active power filter is viewed as...

متن کامل

Modeling of a Second Order Sigma-Delta Modulator with Imperfections

Abdelghani Dendouga, Nour-Eddine Bouguechal, Souhil Kouda and Samir Barra Advanced Electronic Laboratory, Batna University, Algeria 05 Avenue Chahid Boukhlouf, 05000 BATNA, ALGERIE E-mail: [email protected] Abstract—Sigma delta modulators (ΣΔMs) form part of the core of today’s mixed-signal designs. The ongoing research on these devices shows the potential of ΣΔ data converters as a promi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011